

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2000183156 A

(43) Date of publication of application: 30.06.00

(51) Int. CI H01L 21/762		
(21) Application number: 10352472	(71) Applicant:	OKI ELECTRIC IND CO LTD
(22) Date of filing: 11.12.98	(72) Inventor:	SASAKI KATSUTO KIMURA ISAO ISHIKIRIYAMA MAMORU

(54) DIELECTRIC ISOLATION SUBSTRATE AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE USING THE SAME

(57) Abstract:

PROBLEM TO BE SOLVED: To aim at substantial reduction of wafer warpage amount in step with a heating process such as oxidation, diffusion, or the like by a method, wherein there is formed an oxidation-resistant film on an isolation region where a polycrystalline silicon layer on the side of a main surface of a dielectric isolation substrate is exposed, and the oxidation-resistant film of the same patterns as that of the side of the main surface is also formed on the side of the rear face.

SOLUTION: On an isolation region 100 where a polycrystalline silicon layer 103 on the side of a main surface of a dielectric isolation substrate is exposed. first nitride film 105 oxidation-resistant film is formed by the use of CVD, photolithography, and an etching technique. Furthermore, a second nitride film 106 is also formed in the same manner as on the main surface on the side of the rear face of a dielectric isolation substrate. At this time, the second nitride film 106 is prepared with the same patterns as in the first nitride film 105. A semiconductor element is formed on single crystal silicon islands

101a, 101b and 101c. Thereby, it is possible to substantially reduce wafer warpage amount in a heating step, such as oxidation, diffusion, or the like. Furthermore, it is possible to eliminate the need for optimizing patterns in an oxidation-resistant film on the side of the rear face with respect to different oxidation, diffusion process conditions.

COPYRIGHT: (C)2000, JPO

